Create Robust Circuit and System Designs with Advanced Techniques

Agilent EEsof EDA

Anticipate ____Accelerate ____Achieve



Design Process with Massive Benefits

What is a Robust Design?

- Design that works no matter what
- First pass success
- Insensitive to process variation
- Insensitive to external factors
- Low variability (consistency)
- High performance; High yield



Agenda

1. Introduction

Examples of "DOE based" Robust designs X-Band MMIC amp K Band up converter macro cell

- 2. Low variability / "Robust Design Methodology"
- 3. Design of Experiments (DOE)
- 4. System Level Examples

DOE on system tray with cascaded modules "DOE and Yield Sensitivity Histograms on a MMIC Power Amplifier


- 5. Success Story Dual Band HBT PA (Skyworks)
- 6. Conclusion



Tools in ADS Pinpoint Design Yield Problems

Design of Experiments (DOE)

Yield Sensitivity Histograms (YSH)




Anticipate ____Accelerate ____Achieve



Two MMIC X-band Amplifiers


Fabricated on the same wafer





Real MMIC Designs


Fabricated on the same wafer – Wafer Probed Results



Anticipate ____Accelerate ____Achieve

Two MMIC Up Converter Macro-cell Designs

Fabricated on the same wafer




Anticipate ____Accelerate ____Achieve



Two MMIC Designs

Fabricated on the same wafer – Wafer Probed Results




Understanding the Difference in the Results

Anticipate ____Accelerate ____Achieve



© Agilent Technologies, Inc. 2013


Amp2 has a Narrower Process Yield Curve



Anticipate ____Accelerate ____Achieve




Amp1 & Amp2 "Yield Distributions"





Design Process for Robustness






Design of Experiments A Quick Overview

Using a System-Level Example

Anticipate ____Accelerate ____Achieve

© Agilent Technologies, Inc. 2013

Agilent Technologies



Gold Ribbon Inductance = .15 nH +/- 10%

Anticipate ____Accelerate ____Achieve


Page 14



Bond wires Nominal Value – Gain=55.2 dB

50 ohm cascaded modules

4 variables that could affect the output: Bond wires L1, L2, L3, L4





Vary the Four Bond Wires +/- 10%

Cover all combinations - 16 experiments

Bond wire Inductance = .15 nH +/- 10%

L1	L2	L3	L4	Gain
0	0	0	0	55.215
-1	-1	-1	-1	59.24
1	-1	-1	-1	59.2
-1	1	-1	-1	58.44
1	1	-1	-1	58.4
-1	-1	1	-1	52.36
1	-1	1	-1	52.16
-1	1	1	-1	51.72
1	1	1	-1	51.6
-1	-1	-1	1	58.84
1	-1	-1	1	58.76
-1	1	-1	1	58.08
1	1	-1	1	58.04
-1	-1	1	1	52.04
1	-1	1	1	5 1 .88
-1	1	1	1	51.4
1	1	1	1	51.28

© Agilent Technologies, Inc. 2013

Run 16 experiments 2⁴ variables = 16

Bond wire inductance value 0 nominal value = .15 nH -1 nominal -10% = .135 nH +1 nominal +10% = .165 nH



Determining Variation due to L4 Only

Effect of bond wire inductance L4

11	L2	L3	L4	Gain	Average gain of (-1) =
0	0	0	0	55.215	55.39 dB
-1	-1	-1	-1	59.24	
1	-1	-1	-1	59.2	
-1	1	-1	-1	58.44	
1	1	-1	-1	58.4	
-1	-1	1	-1	52.36	Average gain of (+1) =
1	-1	1	-1	5 2 .16	55.04 dB
-1	1	1	-1	51.72	55.04 UD
1	1	1	-1	51.6	
-1	-1	-1	1	58.84	
1	-1	-1	1	58.76	
-1	1	-1	1	58.08	Change in gain = $.35 \text{ dB}$
1	1	-1	1	58.04	
-1	-1	1	1	52.04	
1	-1	1	1	51.88	
-1	1	1	1	51.4	
1	1	1	1	51.28	

Anticipate ____Accelerate ____Achieve




Determining Variation due to L3 Only

Effect of bond wire inductance L3

L1 L2 L3 L4 Gain 58.6 dB 0 0 0 0 55.215 $58.6 dB$ -1 -1 -1 59.24 $58.6 dB$ 1 -1 -1 59.24 $58.6 dB$ -1 -1 -1 59.24 $58.6 dB$ -1 -1 -1 59.2 -1 -1 -1 -1 -1 -1 -1 58.44 -1 -1 -1 -1 -1 -1 -1 52.36 -1 -1 -1 -1 -1 -1 -1 51.6 -1	Average gain of (-1) =					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		Gain	_4	L3	L2	L1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	58.6 dB	55.215	0	0	0	0
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		59.24	-1	-1	-1	-1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		59.2	-1	-1	-1	1
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		58.44	-1	-1	1	-1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		58.4	-1	-1	1	1
$ \begin{bmatrix} 1 & -1 & 1 & -1 & 52.16 \\ -1 & 1 & 1 & -1 & 51.72 \\ 1 & 1 & 1 & -1 & 51.6 \\ -1 & -1 & -1 & 1 & 58.84 \\ 1 & -1 & -1 & 1 & 58.76 \\ -1 & 1 & -1 & 1 & 58.08 \\ 1 & 1 & -1 & 1 & 58.04 \\ -1 & -1 & 1 & 1 & 58.04 \\ -1 & -1 & 1 & 1 & 51.88 \\ -1 & -1 & 1 & 1 & 51.4 \\ -1 & 1 & 1 & 1 & 51.4 \\ -1 & 1 & 1 & 1 & 51.4 \\ -1 & 1 & 1 & 1 & 51.28 \\ \end{bmatrix} $	Average gain of $(+1) =$	52.36	-1	1	-1	-1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		52.16	-1	1	-1	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	51.0 UD	51.72	-1	1	1	-1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		51.6	-1	1	1	1
-11 -1 1 58.08 58.04 Change in gain = $6.8 dB$ 1 1 -1 1 52.04 -1 -1 1 51.88 -1 1 1 51.4 -1 1 1 -1 1 51.4		58.84	1	-1	-1	-1
1 1 -1 1 58.04 -1 -1 1 1 52.04 1 -1 1 1 51.88 -1 1 1 51.4 1 1 1 51.28		58.76	1	-1	-1	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Change in gain - 6.8 dB	58.08	1	-1	1	-1
1 -1 1 1 51.88 -1 1 1 51.4 1 1 1 51.28		58.04	1	-1	1	1
	7	52.04	1	1	-1	-1
1 1 1 1 5129		51.88	1	1	-1	1
1 1 1 1 51.28 Large veriation in Cain due to L2		51.4	1	1	1	-1
	Large variation in Gain due to L3	51.28	1	1	1	1

Plotting the Effects of L3 and L4 on Gain Effects Plots



Anticipate ____Accelerate ____Achieve



Determining Variation due to L1*L3 Interaction

Effect/Interaction of bond wire inductance L1*L3

L1	L2	L3	L4	Gain
0	0	0	0	55.215
-1	-1	-1	-1	59.24
1	-1	-1	-1	59.2
-1	1	-1	-1	58.44
1	1	-1	-1	58.4
-1	-1	1	-1	52.36
1	-1	1	-1	52.16
-1	1	1	-1	51.72
1	1	1	-1	51.6
-1	-1	-1	1	58.84
1	-1	-1	1	58.76
-1	1	-1	1	58.08
1	1	-1	1	58.04
-1	-1	1	1	52.04
1	-1	1	1	51.88
-1	1	1	1	51.4
1	1	1	1	51.28

© Agilent Technologies, Inc. 2013


Average gain of (-1) = 55.24 dB

Average gain of (+1) = 55.19 dB

Change in gain = .05 dB

Very small interaction effect from L1*L3

Plotting the Effects of L3 and L1*L3 on Gain Effects Plots



Anticipate ____Accelerate ____Achieve



Perform Effects on all L's Combinations

Write an Equation for Gain due to all effects

Gain = 55.215 -.05 L1 - .345 L2 - 3.41 L3 - .175 L4

+ .01 L1*L2 - .0252 L1*L3 - 0.0 L1*L4 + .04 L2*L3 +.0052 L2*L4 + .02 L3*L4

© Agilent Technologies, Inc. 2013


-.0048 L1*L2*L3 + 0.00 L1*L2*L4 -.0052 L1*L3*L4 +.01 L2*L3*L4

-.0048 L1*L2*L3*L4



Plotting the Effects on Pareto Chart

L3 is the biggest contributor to the Gain fluctuation in the system




Pareto Chart of Gain Sensitivity to terms and their interactions

Terms and Interactions



DOE Analysis, Effects Plots, Pareto Charts are automatically produced in ADS

ABD(interaction)



			1234 5678	
Datasets and Equations			Traces	
cell_1_v1	•]	Trace Options	
Search		List 🔻	D.effects	
B.effects			A.effects	
B.PU			AC.effects	
BC.effects		>>Add >>	B.effects	
BC.interaction_C			C.effects	
BCD.effects				
BD.effects		>>Add Vs>>		
BD.interaction_D		Add VS		
C.DU				
C.effects				
C.PU		<< Delete <<		
CD.effects				
CD.interaction D				
D.DU				
D.effects	Ξ			
D.PU		Variable Info		
designVariable				
DoeGoal1				
factorName		Manage		
interaction_B				
pareto	-			
		1		
Enter any Equation		>> Add >>		

Anticipate ____Accelerate ____Achieve



Real Example System Level DOE

Anticipate ____Accelerate ____Achieve


© Agilent Technologies, Inc. 2013



Agilent Technologies

DOE at the System Level

50 ohm cascaded modules




Each module was fully tested and met all of its specs The whole integrated system failed; Gain and Pout fell short

Anticipate ____Accelerate ____Achieve



DOE at the System Level

50 ohm cascaded modules




Use Zin and Zout on each module as our DOE variables (20 variables) Zi1, Zo1, Zi2, Zo2, Zi3, Zo3, Zi10, Zi10, Zo10



DOE Solution

50 ohm cascaded modules

I Red X area




DOE Results: Zo4, Zi5 turned out to be the most sensitive variables to Pout



DOE Solution

50 ohm cascaded modules

Module 4,5 combined into one module eliminates variability



Quick Fix Solution: Eliminated Zo4, Zi5 sensitivity to bond wire; combined them into a one module

Anticipate ____Accelerate ____Achieve




DOE at the Circuit /Module Level

Anticipate ____Accelerate ____Achieve

© Agilent Technologies, Inc. 2013




Agilent Technologies



Spec:

Pout: > 26 dBm @ Pin = 2 dBm

Anticipate ____Accelerate ____Achieve




Anticipate ____Accelerate ____Achieve



2-Stage MMIC PA - Pin / Pout

Large Signal Simulation



Spec:


Pout: > 26 dBm @ Pin = 2 dBm

Nominal simulation meets the spec

Anticipate ____Accelerate ____Achieve



2-Stage MMIC PA - Yield Results Large Signal Simulation




Anticipate ____Accelerate ____Achieve

© Agilent Technologies, Inc. 2013



Design of Experiments - DOE Demo in ADS

Performing DOE Analysis on all Caps to pin point the source of the problem in Yield




Anticipate ____Accelerate ____Achieve



Design of Experiments - DOE


Design of Experiments (DOE) Results on 6 Capacitors

Pareto analysis on the factors Effects plots on the factors





Demo: 2-Stage MMIC PA Schematic



© Agilent Technologies, Inc. 2013

Anticipate ____Accelerate ____Achieve

🔄 Agilent Technologies

Design of Experiments - DOE

Design of Experiments told us:

100% of the problem is due to the Interstage Matching Network

Specifically, it is due to Capacitor C2 in the Interstage Matching Network






Yield Sensitivity Histograms

Before I decide whether or not I should discard the Interstage Network and redesign a new one, let me do further investigation using the tool:

Yield Sensitivity Histograms




Back to our Two Stage MMIC PA




© Agilent Technologies, Inc. 2013

Post Process the Yield Data and Generate Yield Sensitivity Histograms (YSH)

Lowering C2 nominal value makes Yield go up to 100%






Interstage Network 80-70-**C1** 60 50-40 30. 20-10 630 635 640 640 020 655 960 865 670 675 680 88 690 88 indep(YSH_sygr

Lowering Interstage C2 from 7.6 pf to 5 pf DOE quickly found the problem and fixed it


Large Signal Simulation





Yield Sensitivity Histogram Templates are available in ADS

This is how to access them





Skyworks Solutions Inc.

Success Story on a Dual Band PA – using DOE approach



September 2008 Issue: Technical Feature

European Microwave Week 2008

Vol.51 No.9 | September 2008

An Innovative And Integrated Approach to III-V Circuit Design

From: Vol. 51 | No. 9 | September 2008 | 136

by Y. Yang, P. Zampardi, M. Fredriksson, J. Xu, S Chen and G. Zhang, Skyworks Solutions Inc.; J. Sifri, Agilent Technologies / Agilent EEsof EDA

In wireless handset design, specifically power amplifiers (PA), there is constant pressure to improve time-to-market while maintaining high yields. To meet these demands, designers need to evaluate current design practices and identify areas for improvement. Presently, most PA designers spend a great deal of time bench-tuning to optimize circuits. Since this is very time consuming, the main consideration is obtaining the best "nominal" performance, and process variation (or whether the wafer used for tuning is optimal) is generally an afterthought.


http://cp.literature.agilent.com/litweb/pdf/5990-7135EN.pdf





Skyworks Solutions Inc.

Dual Band PA – using Design of Experiments (DOE) approach





Anticipate ____Accelerate ____Achieve





Skyworks Solutions Inc.

DOE - 2nd round











Conclusion

Different Topologies produce different yield


DOE determines the robustness of your topology


ADS Impedance Matching Utility helps create robust topologies

DOE runs very fast

Provides similar information as Yield analysis at a fraction of the time Finds the sensitive components and networks and interactions between them


YSH pin points all sensitive RED X components in your design






All tools are available to you in ADS most basic core

Anticipate ____Accelerate ____Achieve







Resource Material

YouTube videos (including ADS2011 videos)

http://www.youtube.com/user/AgilentEEsof

A ttp://www.youtube.com/ Favorites	MMIC Design Flow Part 1a - Design of Experiments (DOE) Part 1b - Design of Experiments (DOE)
You Tube Agilent DOE Search	Part 1c - Design of Experiments (DOE) by AgilentEEsof 22 videos PLAYLIST

MMIC Design Seminar Web Page

www.agilent.com/find/eesof-mmic-seminar

MMIC Design Overview Page

http://www.agilent.com/find/eesof-mmic-overview

My e-mail address: jack_sifri@agilent.com Let me know if you have any question on this Webcast

Anticipate ____Accelerate ____Achieve

