

Introduction to LabVIEW FPGA

Carlos Pazos

Embedded Software Product Marketing Manager

Embedded Systems Challenges

High-speed I/O and analysis

An oil well pump monitoring system requires high-speed I/O and analysis to catch momentary pressure spikes and vibration indications




System uptime and reliability

A bio-refinery requires long system uptimes and high reliability for failsafe control systems



High-speed or deterministic control

An Extremely Large Telescope (ELT) requires control of nanometric position actuators



Other Systems Challenges

Channel
Density

Programmable
FPGA

Analog
Performance

Automated Test

General Purpose Test

Lower Capital
Cost

Improved Test
Time with More
Test Points

Faster Filtering
and Spectrum
Analysis

Complex and
Deterministic
Triggers

High Accuracy,
Repeatability, and
Calibration

Best Channel and
Device Synch
with PXI

High-Performance Embedded

LIDAR

RADAR

Signal Intelligence
Beam Position Monitoring
General Physics

More Signals for
More Precise
Results

High Density for
Compact Design

Reduce Data
Processing time

Customizable
Algorithms and
Memory Control

>10 ENOB on 8
Channels

High Bandwidth
for Spectral
Analysis


A Processor Based Approach

Benefits:


- Can easily be programmed
- Well-suited for high-precision floating point calculations
- Well-suited for networking and peripheral I/O



Processor Based Approach




Decision Making in Hardware



FPGA Technology


What is an FPGA?

- Software defined hardware
- No operating system is needed for execution of logic




The NI Approach

We call this the LabVIEW RIO architecture.




Highly Productive **LabVIEW** Graphical Programming Environment
for Programming Host, FPGA, I/O, and Bus Interfaces

High-Speed Control Application



High-Throughput Test Application



Embedded Software Development Challenge

Tools

Math (.m file script)

Simulation (Hybrid)

User Interface (HTML)

FPGA (VHDL, Verilog)


Host Control (C, C++, .NET)

DSP (Fixed pt C, Assembly)


H/W Driver (C, Assembly)

System Debug

Targets



FPGAs



Multicore
Processors

- Embedded development requires multiple software tools
- Parallel processing increases system complexity
- Software tools don't address system design

Long learning curves
Limited reuse
Need for “specialists”





Increased costs
Increased time-to-
result

Graphical System Design for FPGAs






LabVIEW FPGA Module


- Use LabVIEW to design hardware
- Offload the most critical pieces of your application
 - High speed control
 - Inline signal processing
 - Custom protocols
 - Custom timing, triggering, and synchronization
 - Fast stimulus/response testing



Mapping LabVIEW to an FPGA



Using the LabVIEW Project





Development PC Target

Embedded Processor Target




FPGA Target

FPGA Resources (I/O, clocks, IP, etc.)

Abstraction of Hardware Complexities




Interactive Front Panel Communication




LabVIEW FPGA Datatypes

- The fixed-point datatype is very efficient for hardware applications (DSPs, FPGAs, etc.)
- Uses less hardware resources than floating-point
- Single precision floating-point datatype is available and recommended for certain use cases




Single-Precision Floating Point



Fixed-Point


Abstraction of Timing

- Loops can execute on the order of ticks of the 40 MHz clock (nanoseconds), microseconds, and/or milliseconds



Single-Cycle Timed Loop

- Executes code within 1 cycle of the FPGA clock
- Can be used to optimize the performance of your code



LabVIEW FPGA Functions and IP

In Product



The 'In Product' section shows two palettes of FPGA functions. The left palette, titled 'FPGA Math & Analysis', includes categories like Generation, Control, Utilities, High Throughput, DC-RMS, Mean, Var, Std, Analog Period, Butterworth, Notch Filter, Rational Res..., Scaled Wind..., FFT, and Z-Transform. The right palette, titled 'Xilinx Coregen IP', includes BaseIP, Basic Elements, Communica..., Digital Signal..., Math Functi..., Memories & ..., and Video & Ima... The Xilinx logo is also present between the palettes.


Online

ni.com/IPnet

- Filters (Butterworth, Notch, DC-RMS, etc.)
- PID control
- Control of brushless DC motors
- Digital buses and protocols (SPI, I2C, UART, etc.)
- Image Processing
- RF communications
- Linear and nonlinear systems
- PWM
- Encryption
- Data manipulation
- Device drivers (LCD display, IR sensors, etc.)
- Video processing
- Basic elements (counters, accumulators, etc.)
- Signal generation
- High-throughput math
- Transforms
- Trig functions
- Digital signal processing
-and more


Reuse of Existing HDL Algorithms

- Increase application development efficiency and leverage existing team expertise
- Similar to calling a DLL in LabVIEW for the desktop



Compilation Process

LabVIEW FPGA Code



Compile VHDL through Xilinx


```
end process SynchronizationFFs;
-- Then we keep track of what the digital input was on the previous
-- clock cycle by inserting another Flip Flop
previousDigitalInputFF;
process( areset, Clk )
begin
    if areset then
        cPrevDigitalInput <= false;
    elsif rising_edge(Clk) then
        cPrevDigitalInput <= cdigitalInput;
    end if;
end process previousDigitalInputFF;
-- Then we have a little combinatorial logic to detect a rising edge
cRisingEdgeDetected <= cdigitalInput and not cPrevDigitalInput;
-- And finally we have a register that increments when that rising
-- edge is detected.
counterRegister;
process( areset, Clk )
```

FPGA Logic Implementation



Compilation Process

LabVIEW FPGA Code



Compile VHDL through Xilinx FPGA Logic Implementation

```
process SynchronizationFFS;
-- Then we keep track of what the digital input was on the previous
-- clock cycle by inserting another Flip flop
previousDigitalInputFF;
process( areset, Clk )
begin
  if areset then
    cPrevdigitalInput <= false;
  elsif rising_edge(Clk) then
    cPrevdigitalInput <= cdigitalInput;
  end if;
end process previousDigitalInputFF;
-- Then we have a little combinatorial logic to detect a rising edge
cRisingEdgeDetected <= cdigitalInput and not cPrevdigitalInput;
-- And finally we have a register that increments when that rising
-- edge is detected.
counterRegister;
process( areset, Clk )
```




Translation
VHDL
Generation

Optimization
Analyze
Logic
Reduction

Synthesis
Place and
Route
Timing
Verification

**Bit Stream
Generation**
Download &
Run

One-Click Deployment and Compilation



Development
PC



Compile
Server and
Workers




High-
Performance
Cloud




LabVIEW FPGA Compile System

LabVIEW FPGA Compile Farm Toolkit




LabVIEW FPGA Compile System

LabVIEW FPGA Compile Cloud Service





DEMO

CREATING A TESTBENCH




Host Synchronization

- The Read/Write Controls method can be used for communicating current value data




Host Synchronization

- Direct Memory Access (DMA) FIFOs are an efficient mechanism for streaming data from the FPGA to the host processor
- Does not involve processor resources



DEMO

HOST SYNCHRONIZATION



Unrivaled Integration with the Latest Technology

Software Designed Oscilloscope



System on a Module (SoM)



LabVIEW™ 2014
New FPGA Hardware Targets



Performance CompactRIO




USB3 CVS

Be More Productive with LabVIEW FPGA 2014

Design Faster


Design High-Performance Algorithms

Use **LabVIEW FPGA IP Builder** to design optimized, high-performance algorithms using high-level programming constructs




Design PID Controllers

Use the **PID Control VI** to quickly prototype high-speed or high-determinism control algorithms



Design Image Processing Applications

Offload over **50 image processing functions** to the FPGA for maximum performance with the NI Vision Development Module 2014




Be More Productive with LabVIEW FPGA 2014

Verify Faster


Verify Code using Simulated I/O

Use the **Desktop Execution Node** to verify code by developing test benches using simulated or file generated I/O



Verify Signal Timing with Waveform Probe

Use the **Digital Waveform Probe** to probe your signals relative to one another and view history




Be More Productive with LabVIEW FPGA 2014

Compile Faster


Send Your Compiles to the Cloud

Use the **LabVIEW FPGA Compile Cloud Service** (free with SSP) to reduce your compile times up to 60%



Manage FPGA Compilations On-Site

Use the **LabVIEW FPGA Compile Farm Toolkit** to create an on-site server to manage FPGA compilations




Increase Compilation Performance with Vivado

Use **Xilinx Vivado** included with LabVIEW FPGA 2014 to compile faster and more reliably for Kintex-7 FPGAs and Zynq SoCs



The Benefits of a Platform Based Approach




High-Level Software

Flexible Hardware

Integrated Hardware and Software Platform

NI FPGA



What Is an FPGA?

Field-programmable gate arrays (FPGAs) are reconfigurable logic devices that can be programmed to perform a wide range of functions. They are often used in embedded systems and are a key component of many modern electronic devices. The cofounder of Xilinx, invented the first FPGA in 1983, and their cutting-edge FPGA technology in a

» [Learn the fundamentals of FPGAs](#)

Top 5 Benefits of Using FPGAs

FPGA chip adoption across all industries is driven by the fact that FPGAs combine the benefits of ASICs and processor-based systems. These benefits include the following:

- Faster I/O response times and specialized functionality
- Exceeding the computing power of digital signal processors
- Rapid prototyping and verification without the fabrication process of custom ASICs
- Implementing custom functionality with the reliability of dedicated deterministic hardware
- Field-upgradable eliminating the expense of custom ASIC re-design and maintenance

» [Learn more about the benefits of FPGAs](#)

NI's Approach to FPGA-Based Design

In the past, FPGA technology was available to only engineers with a deep understanding of hardware design. NI's system design tools, such as NI LabVIEW software, changes the rules of FPGA programming by converting graphical block diagrams into digital hardware circuitry. All NI FPGA hardware products are designed for ease of use, which features powerful floating-point processors, reconfigurable FPGAs, and modern system design software, simplifies development and shortens time to market when developing new applications.

» [Evaluate NI FPGA hardware and software](#)




ni.com/fpga

- FPGA Fundamentals
- Benefits of FPGAs
- NI FPGA-based Case Studies
- Learn more about the tools
 - LabVIEW FPGA
 - FPGA-based RIO hardware

NI Instructor Led Training

Classroom, Virtual, or Online



LabVIEW for CompactRIO Developer's Guide

- Best practices for designing embedded control and monitoring systems with LabVIEW
- Recommended architectures and frameworks
- Downloadable example code throughout

Figure 10.1.6, CompactRIO Architecture of a Biovector Application

Since this application interfaces to single-point I/O and does not require update rates faster than 1 kHz, the I/O can be implemented using LabVIEW FPGA on the NI Scan Engine. The NI Scan Engine is included in LabVIEW Real-Time, and enables you to access your I/O channels as variables within the LabVIEW Real-Time development environment without needing to program the FPGA. More information on when to use the NI Scan Engine versus LabVIEW FPGA can be found in Chapter 2: Interfacing the NI-C Series I/O Modules.

Data Communication

Data communication is one of the most important factors to consider when designing an embedded system. LabVIEW Real-Time and LabVIEW FPGA include many different mechanisms for transferring data between processes on a single target and processes that communicate across targets.

Figure 10.1.6, Data communication is one of the most important factors when designing an embedded system

When creating a design diagram, you should consider the different models of data communication and where they might be used. In general, embedded CompactRIO applications can contain the following types of communication:

Two methods for sharing data between processes on an RT target are discussed in section X: Queues and RT FIFOs. By default, Queues have a variable size buffer. Even with a fixed number of elements, a Queue that contains variable size data (strings, variables) is still variable sized. This is also true for Network Streams and Shared Variables. If you are working on an application where dynamic memory allocation is a concern, use RT FIFOs for transferring data between processes. RT FIFOs will restrict you to a fixed buffer size and fixed datatypes.

Keep Your Contiguous Memory Healthy

Contiguous memory is a continuous, unfragmented block of memory. When programs contain a mix of dynamic allocations, memory can become fragmented and it can become more and more difficult to find a large block of contiguous memory. In the example below, even though there is more than enough available memory to store the 40 byte resource allocation, this will fail and crash the program because there is not a large enough contiguous segment.

Figure X. Memory on an RTOS becomes fragmented over time making it difficult for the memory manager to locate large blocks of contiguous memory

You can keep your contiguous memory healthy by keeping dynamic memory allocations to a minimum and by preallocating space for arrays equal to the largest expected array size. The example below shows how you can preallocate memory for an array by using the Initialize Array and Replace Array Subset functions. The array is created only once and Replace Array Subset can reuse the input buffer for the output buffer. You should preallocate an array if you can determine the upper size limit of the array.

An example of a Producer-Consumer event sharing design pattern is the PMI included in the biovector application, shown in Figure 9. This application has one task dedicated to receiving events from the user interface, and a second task that processes the commands and sends them across the network to the CompactRIO. Since network communication functions rely on a resource (the network), they could impact the UI performance if placed in a shared handler loop.

Since this application runs on a Windows host PC, Queues are used to share data between the two tasks. A real-time application could use either Queues or RT FIFOs to share data depending on whether or not a time-critical loop is involved.

Figure 9. Example of a Producer-Consumer with Events

System Replication

When a LabVIEW Real-Time application has been deployed to a CompactRIO controller, it may become desired to deploy that image to other identical Real-Time targets. Being able to replicate the image of a real-time target makes deploying targets and systems easier and more efficient. Whether the user is making periodic backups of a system, deploying from a development system to many new ones, updating an image on a target, or giving someone else the tools to duplicate a working system, replicating an image makes all of these applications possible. The Real-Time Application Deployment Utility makes the system replication simple and intuitive.

National Instruments provides a variety of tools for the replication of LabVIEW Real-Time targets. The tools provided can be used to replicate one Real-Time target into multiple copies, circumventing the use of RAID and an FTP client in favor of a simple utility or the ability to customize your own using LabVIEW. The imaging process includes the following steps:

1. Deploy built application to a Real-Time target from the LabVIEW Project
2. Create a disk image from this controller (the image packages every file on the Real-Time target hard drive in a single file and saves it to the host machine)
3. Deploy that image to one or more targets

Figure 11.7. An imaging tool allows you to deploy image to multiple Real-Time targets


With this imaging process you can obtain an exact copy of a Real-Time system and easily deploy it to multiple targets. This will reduce the risk of deployment error, and also the need for using the LabVIEW development environment for deployment. When using this process, you must deploy images to the same controller model used to create the image. For example, an image that was created for a cRIO-9024 controller cannot be used on a cRIO-9024 controller.

There are two methods available for imaging CompactRIO systems. You can use a pre-built imaging utility, or you can design your own custom utility using built-in functions in LabVIEW Real-Time. The next section provides an overview of the Real-Time Application Deployment Utility (RTAD), in addition to several APIs available for developing your own custom utility.

ni.com/compactriodevguide

LabVIEW for CompactRIO Sample Projects

- Recommended starting points designed to ensure the quality and scalability of a system



- LabVIEW FPGA Control & Monitoring (above)
- LabVIEW FPGA Control with Sequencer Engine
- LabVIEW Real-Time Control & Monitoring
- LabVIEW FPGA Waveform Acquisition and Logging