Incorporating FPGAs in Test Applications

NI Technical Conference Long Island Nov 10, 2009 Terry Stratoudakis, P.E. ALE System Integration



Agenda

- Introduction to FPGAs in test
- FPGAs in test applications
 - New FPGA-enabled applications
 - FPGA-enhanced applications
- FPGA for test hardware
 - Examples
- Programming in LabVIEW FPGA for test applications





Introduction to FPGAs in Test



Software-Defined Test System Architecture

 Standard Virtual Instrumentation Model
 Image: Control Co



Field Programmable Gate Arrays

- Introduced in 1987
- Customizable Integrated Circuit (IC)
 - Similar to Application Specific ICs (ASICs)
- No Operating System
- Configured with Hardware Descriptor Language (HDL)
- Parallel Execution
- Millions of configurable gates on a single chip



Who makes FPGAs?

Actel
 Altera*

Atmel

- Aeroflex UTMC
- Lattice Semiconductor
 Xilinx*
- And others...
- *Market leaders

http://seekingalpha.com/article/85478-altera-and-xilinx-report-the-battle-continues



FPGA Configuration Tools

- <u>Direct:</u> Hardware Description Languages (HDL)
 - akin to assembly language
 - Examples: Verilog and VHDL
- <u>High-Level</u>
 - FPGA design accessible to software engineers
 - Text based using C or Matlab with concurrency models
 - Examples: "Impulse C" and "Mentor Graphics Catapult C"
 - Graphical/Flow based with LabVIEW FPGA





VHDL Adder Example

sumx <= 0;

end if;

elsif rising_edge (clk) then
 if enable = '1' then

sumx <= inp1x + inp2x;</pre>

library ieee; use ieee.std logic 1164.all; use ieee.numeric std.all; entity test add is generic (width : integer := 17); port (clk : in std ulogic; reset : in std ulogic; enable : in std ulogic; inp1, inp2 : in std logic vector (width downto 0); : out std logic vector ((width + 1) downto 0)); sum end test add; -- RTL description. Adds two inputs together (unsigned) into an integer of "width + 1" in lenght. _____ architecture rtl of test add is constant terminal count : integer := 2**(sum'high + 1) - 1; subtype adder range is integer range 0 to terminal count; signal sumx, inp1x, inp2x : adder range; begin -- rtl sum <= std logic vector(to unsigned (sumx, width + 2));</pre> inp1x <= to integer (unsigned (inp1));</pre> inp2x <= to integer (unsigned (inp2));</pre> adder : process (clk, reset) begin if reset = '0' then

VCC <= '1'; GND <= '0'; mulout <= local mulout;</pre> U1 : test clkgen port map (clk => clk, reset => reset, dclk => dclk i); J2 : test counter generic map (width => 5) port map (clk => dclk, reset => reset, enable => VCC, count => slow count); J3 : test reg generic map (width => internal data'high) port map (clk => clk, reset => reset, enable => VCC, sel => VCC, inp1 => input data, inp2 => local count, outpt => internal data): J4 : test counter generic map (width => internal data'high + 1) port map (clk => clk, reset => reset, enable => enable, count => local count 1:

begin -- rtl



C-Based Example Image Filter excerpt*

```
do {
  for ( i = 2; i < HEIGHT; i++ ) {
   // Note: the following loop will pipeline with a rate of
    // one cycle if the target platform supports dual-port RAM.
    for (j=0; j < WIDTH; j++) {
    #pragma CO PIPELINE
        p04 = B[j];
        p14 = C[\frac{1}{2}];
        p24 = D[1];
        p34 = E(1);
        co stream read(input stream, &p44, sizeof(co uint16));
        co stream write(r0, &p04, sizeof(co uint16));
        co stream write(r1, &p14, sizeof(co uint16));
        co stream write(r2, &p24, sizeof(co uint16));
        co_stream_write(r3, &p34, sizeof(co_uint16));
        co stream write (r4, &p44, sizeof (co uint16));
        B[\overline{1}] = p1\overline{4};
        C[1] = p24;
        D(i) = p34;
        E[j] = p44;
  IF SIM(break;) // For simulation we break after one frame
} while (1);
```

*Using "Impulse C"



Graphical Based Matrix Math Example*



*Using "LabVIEW FPGA"







FPGA Logic Implementation

Implementing Logic on FPGA: F = {(A+B)CD} \oplus E





True Parallelism



2009 NI Technical Symposium



Е

FPGA-Based Test System Architecture



• System intelligence and decision making can be moved from software to hardware



Benefits of FPGAs in Test Systems

- *High Reliability* Designs implemented in hardware
- Low Latency Run algorithms at deterministic rates down to 5 ns
- Reconfigurable Create DUT / application-specific personalities
- *High Performance* Computational abilities open new possibilities for measurement and data processing speed
- True Parallelism Enables parallel tasks and pipelining, reducing test times



FPGAs in Test Applications

New FPGA-enabled applications





RFID Reader (Emulated)

RFID Tag (DUT)









RFID Testing – Response-Stimulus

- Testing an RFID tag requires emulating the tag reader
 - Interrogates and responds to tag within microseconds
- Coding/decoding, modulation/demodulation, and decision making must be completed in hardware to meet timing





Real-time spectral measurements





FPGAs in Test Applications

FPGA-enhanced applications



A Simple Digital Protocol: I²C



Traditional Approach

- Static stimulus and expected responses
- Difficult to accommodate multiple clock domains



A Simple Digital Protocol: I²C



Protocol-Aware Approach

- Intelligence built into the tester
 - Accommodates wait cycles
 - Easy to cross clock domains
- Test with high-level commands
 - Real-world scenario
 - Inherently easier to program



System Control

Transfer of system timing and decision making from software to hardware





FPGA for Test Application Areas

Processing	 Real-time / co-processing Data reduction / in-line processing
Protocols	Protocol-aware ATEInterfacing (digital or modulated)
Closed-Loop Test	Response-stimulus testHardware-in-the-loop (HIL)
Test System Control	Digital DUT interfacing and commandComplex triggers



FPGA for Test Hardware



COTS Integration of FPGAs



Example: NI FlexRIO (?)



NI FlexRIO System Architecture



NI FlexRIO Adapter Module

- Interchangeable I/O
- Customizable by users
- Adapter Module
 Development Kit (MDK)

NI FlexRIO FPGA Module

- Virtex-5 FPGA
- 132 digital I/O lines
- 128 MB of DDR2 DRAM

PXI Platform

- Synchronization
- Clocking/triggers
- Power/cooling
- Data streaming





NI FlexRIO Adapter Module

- Card edge connector
- Defines I/O for NI LabVIEW FPGA
- Self identification
- Custom connectivity
- Adapter Module
 Development Kit (MDK)





NI FlexRIO Adapter Module Options





NI 6581 High-Speed Digital Adapter Module

- 100 MHz digital I/O
- 54 single-ended channels
- Selectable voltage levels
 - 1.8, 2.5, 3.3 V (5 V compatible)
- External DIO voltage reference
 - 1.8 to 5.5 V
 - Configurable by connector







NI 6585 200 MHz LVDS Digital Instrument

- 200 MHz digital I/O
- 32 / 42 LVDS channels
- 200 Mbps SDR, 300 Mbps DDR





PXI-6585R



NI FlexRIO Partner Modules





- Camera Link Interface
- High-speed image processing
- Low-latency control



Averna 🖈

- IEEE-1394b interface
- 3 ports at 800 Mbps



NexFrontier

- 100 MHz vector digital I/O
- 8 ch. per-pin PMU

L'SET





Custom NI FlexRIO Adapter Module Development Kit (MDK)

- 6 W Power electrical and thermal limit
- 3.3 V (1 A) and 12 V (200 mA) rails
- LVTTL (3.3 V), LVCMOS (1.2, 1.5, 1.8, 2.5, 3.3 V), LVDCI (1.5, 1.8 V, 2.5, 3.3 V), LVDS (2.5 V)
 - 400 Mbps (Single-Ended), 1 Gbps (Differential)
- I²C EEPROM for module identification and userdefined storage
- NI Mechanical Enclosures



Demo: Digital Filtering





NI PXIe-5641R RIO IF Transceiver



- 2 IF Inputs and 2 IF Outputs
- 14-bit ADCs and DACs
- 20 MHz Instantaneous Bandwidth (25 MS/s I/Q)
- IFs from 250 kHz to 80 MHz
- Xilinx Virtex-5 SX95T LabVIEW-programmable FPGA



FPGA for Test Hardware

How NI FlexRIO and the PXIe-5641R fit into FPGA for test applications



RFID Testing – Response-Stimulus

- FPGA on PXIe-5641R IF Transceiver can perform necessary processing
- Upconverter and downconverter condition the signal for the correct RF frequency of the tag





A Real-Time Spectrum Analyzer





A Simple Digital Example: I²C



Protocol-Aware Approach

- Intelligence built into the tester
 - Accommodates wait cycles
 - Easy to cross clock domains
- Test with high-level commands
 - Real-world scenario
 - Inherently easier to program



Sparkle Code Counter







Bit Error Rate Test









Real-Time Frequency Measurements





Conclusions

- FPGAs enable some types of test applications not previously possible, and make others faster
- LabVIEW FPGA represents a powerful hardware programming paradigm for test engineers and system integrators

