# SBU Research on Integrated Power Modules

Yang Li

**November 9, 2025** 


1

#### **Outline**

- Recent SBU Module Development Activities
- High-voltage Module Co-design Framework (PA-PDK)
- Module Designs for EMI Mitigation
  - Double Side Cooled GaN Module
  - -TNPC SiC Module with Shielding Layer
- Module Design for EV Traction Inverter
  - Ex: Three-level X-type Power Module

### Recent SBU Integrated Power Module Development






48-1 V, GaN POL in Embedded Sub. Package


















Multi-layer stacked DBC TNPC Modules











10kV Super-Cascode













650V GaN
















#### State-of-the-Art and Challenges

Current SiC module market: dominated by 1.2 kV/1.7 kV


Demand and active endeavor toward medium/high voltage domains



Academia Industry

#### State-of-the-Art and Challenges- cont'd

#### Module design involves a six-step process [2][3]



#### 4. Co-optimization considerations

Electrical: parasitics control

Thermal: R<sub>th</sub> and T<sub>imax</sub>

- Mechanical: stress and warpage ✓
- High voltage concerns for MV/HV applications

#### 6. Module-level Testing

- Reliability: post-fabrication
- Design for Reliability (DfR): Microelectronics

Power modules?

#### Module packaging design [1][2]

Packaging and Assembly PDK?





: Investigation ongoing in Some Research




: Needs to be addressed

[1] Y. Li et al., "State-of-the-Art Medium- and High-Voltage Silicon Carbide Power Modules, Challenges and Mitigation Techniques: A Review," in IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 14, no. 12, pp. 2177-2195, Dec. 2024.

**Proposed Co-design Framework** 

Reflect diverse design requirements across device technologies, packaging configurations, and voltage classes.

Step		Process and Purpose
1	Mission Profile/ Application requirement	<ul><li>module V/I ratings</li><li>performance expectation (ex, efficiency/power density)</li></ul>
2	Package Preference	<ul><li>If predetermined: package, cooling configuration are fixed;</li><li>Or need to set preference of cooling configuration</li></ul>
3	Initial Electrical Considerations	<ul> <li>Topology selection (ex, efficiency, control complexity, cost)</li> <li>Bare die selection (ex, stress and cost)</li> </ul>
4	Preliminary Module Layout	<ul> <li>Current commutation loops identification</li> <li>Initial die placement and layout</li> <li>Packaging &amp; Assembly Process Development Kit (PA-PDK): Materials and design rules, manufacturing capabilities</li> </ul>
5	Co-optimization	<ul> <li>Multidisciplinary design optimization</li> <li>HV concerns (ex, creepage &amp; clearance; E-field; commonmode capacitance)</li> <li>DfR integration</li> </ul>
6	Fabrication & Module- level testing	<ul><li>Assembly process verification</li><li>Functionality &amp; reliability qualification tests</li></ul>




Y. Li et al., "Co-design Framework for High Power, Medium/High Voltage WBG Power Modules: Case Study with 3.3 kV/200 A Wire-Bonded Low-Inductance SiC Half-Bridge Module," in IEEE Journal of Emerging and Selected Topics in Power Electronics

#### **Outline**

- Recent SBU Module Development Activities
- High-voltage Module Co-design Framework (PA-PDK and DfR)
- Module Designs for EMI Mitigation
  - Double Side Cooled GaN Module
  - TNPC SiC Module with Shielding Layer
- Module Design for EV Traction Inverter
  - Ex: Three-level X-type Power Module

### Recent SBU Integrated Power Module Development





48-1 V, GaN POL in Embedded Sub. Package





modules



TNPC modules


Double-side cooled Hybrid Packaged





















Super-Cascode



1200/1700V SiC



3.3/6.5 kV SiC





650V GaN















National Laboratory

### **Features of the Designed Module**

- > 650V/60A half bridge phase leg with integrated gate driver
- Vertical commutation loop, thus low power loop inductance and less EMI
- However, it creates challenge in manufacturability. Solution?
- Mother board/Daughter card concept




Conceptual drawing

Difficulty in manufacturability


Proposed solution

# **Detail CAD Model of the Proposed Package**


- > Input and output power pins are in the opposite sides of the module
  - Auxiliary pins are placed in the same side of the power output
  - Decoupling capacitors are integrated inside of the module
- > Heat can be removed from both top and bottom side
- Module is enclosed with 3D printed casing (ABS plastic)








Top DBC removed




Exploded view

#### **Parasitic Extraction**

- > Ansys Q3D is used as a tool for FEA analysis. Power loop: 0.91 nH
- DBC is optimized to lower C<sub>CM</sub>
- > Trade off analysis is performed for thermal and EMI benefit




Vertical commutation loop




#### **Electrical Characterization**

- > Standard Switching test (DPT) is performed in rated condition
- > 131 µH air core inductor as clamping load
- > Power loop inductance information is verified from ringing frequency of waveform



### Recent SBU Integrated Power Module Development






48-1 V, GaN POL in Embedded Sub. Package

















Multi-layer stacked **DBC TNPC Modules** 





















650V GaN





3.3/6.5 kV SiC

>10 kV SiC

















## 3-Level TNPC High Density SiC Modules




- 1200 V/300 A
- Loop Inductance: 2 nH /4 nH


Hybrid Packaged SiC Module



### **Features of the Designed Module**

- > 1.2 kV/160 A 3-level TNPC module
  - 3-level TNPC shows efficiency advantages over other multilevel topologies at medium power application
  - Requires lesser switch count compared to other multilevel topologies (3-level NPC and ANPC)
- > Hybrid combination of SiC MOSFET and Si IGBT
  - Reduce cost without sacrificing on switching loss
- Stacked DBC enabled vertical power loop and EMI shielding
  - Power loop inductance : 4.01 nH
  - 20 dB reduction of common mode noise







SiC MOSFET in outer leg and Si IGBT in clamping leg

Vertical commutation loop to reduce inductance


## **Commutation Loop Analysis**







a) Commutation loop for three level operation at four quadrant

b) Commutation loop for two level operation




## **Commutation Loop Analysis**







# **EMI Reduction Through the Shielding Layer**



a) CM noise path for single DBC conventional module




b) CM noise path for stacked DBC module




d) CM noise path for single DBC conventional module



a) EMI test bench for CM noise measurement



d) Comparison of CM noise in frequency domain



c) CM noise path for single DBC conventional module

The module has built-in bypass that reroutes switching noise currents internally in the module itself, rather than directly injecting into system ground plane



### Summary

- Power module packaging plays an important role in noise propagation/ mitigation
- Use of low inductance package design can help to reduce voltage/current overshoot and ringing, and thus help to reduce EMI noises
- Reducing parasitic capacitance from the AC point to ground can help to reduce the common mode noise emission



# Thank you for your time!

**Question and Suggestion?**