Evolution of Digital Verification



Walter Gude Applications Engineering Consultant Walter_gude@mentor.com

Presented to the IEEE Long Island Section Signal Processing Society & Photonics Society on Tuesday October 8th, 2013




Agenda

Verification Overview

- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB InFact
- Questa Formal
- Questa Codelink
- Questa VIP





The Evolution of Digital Design & Verification





Creating HUGE Verification Challenges





Dominated by feature size

Ability to Design



Dominated by interconnect


Ability to Verify



 Dominated by behavior over time and complexity of concurrency



Traditional Directed Test Flow....




- Mainly directed tests

 HDL and some C/C++
- Ad hoc test planning
- Code Coverage tools for advanced users
- Manually inspected output files and waveforms
- Problem: Creation of directed tests does NOT scale with increased complexity
 - Number of tests directly linked to number of engineers writing tests
 - Amount of testbench code becomes difficult to manage
- NEED better way to create stimulus!
- Problem: Code Coverage does not measure how well specifications are covered.




When Is Verification Complete?






Advanced Verification






SystemVerilog

- Verilog 2001 base...
- Massive enhancements






The Verification Process





Questa Verification Platform


Best In Class Engines





Questa Verification Platform


Best In Class Engines - Unified Front End Analysis & Compile





Questa Verification Platform


- Comprehensive integrated SOC verification platform
 - Best in class engines
 - Integrated
 - Comprehensive debug analysis
 - Industry Leading SOC Verification Solutions
 - Coverage Closure Solution
 - Low Power Verification Solution
 - Software Driven Verification Solution
 - Standards Leadership
 - Driving the evolution of IEEE standards
 - Major donations to Accellera UVM
 - Accellera UCIS from Mentor UCDB





What is an Assertion?

A concise description of [un]desired behavior



"After the request signal is asserted, the acknowledge signal must come 1 to 3 cycles later"



SV Assertions SV Assertion property req ack(req,ack); @(posedge clk) \$rose(req) |-> ##[1:3] \$rose(ack); endproperty as req ack: assert property (req ack(req1,ack1)); sample inputs : process (clk) VHDL begin if rising edge(clk) then STROBE REQ <= REQ; STROBE ACK <= ACK; end if; 2 3 0 end process; protocol: process variable CYCLE CNT : Natural; req begin loop wait until rising edge(CLK); exit when (STROBE REQ = '0') and (REQ = '1'); ack end loop; CYCLE CNT := 0;Example intended behavior loop wait until rising edge(CLK); CYCLE CNT := CYCLE CNT + 1; exit when ((STROBE ACK = '0') and (ACK = '1')) or (CYCLE CNT = 3); end loop; if ((STROBE ACK = '0') and (ACK = '1')) then report "Assertion success" severity Note; else report "Assertion failure" severity Error; end if; HDL Assertion end process protocol;



Assertions Need to be Everywhere

Assertions Enable Higher Quality Designs

- Assertions provide observability for higher complexity designs
- Assertions describe (un)desired behavior
- Assertions dramatically shorten debug and repair time
- Bus Monitor Assertion Reckers Bus Monitor Assertion Checkers Bus Monitor Assertion Checkers
- Assertions stay on during block, chip and system-level tests
 - Finds bugs you weren't looking for



Payoff Is High: Assertions Find Bugs

	0.40/
Assertion Monitors	34%
Cache Coherency Checkers	9%
Register File Trace Compares	8%
Memory State Compare	7%
End-of-Run State Compare	6%
PC Trace Compare	4%
Self-Checking Test	11%
Simulation Output Inspection	7%
Simulation Hang	6%
Other	8%

Kantrowitz and Noack [DAC 1996]

Pagister Missompares	
Register Miscompares	<u>22%</u>
Simulation "No Progress"	15%
PC Miscompare	14%
Memory State Miscompare	8%
Manual Inspection	6%
Self Checking Test	5%
Cache Coherency Check	3%
SAVES Check	2%

34% of all bugs found were identified by assertions on DEC Alpha 21164 project

[Kantrowitz and Noack DAC 1996]

17% of all bugs found were identified by assertions on Cyrix M3(p1) Project

[Kronik '98]

25% of all bugs found were identified by assertions on DEC Alpha 21264 project

[Taylor et al. DAC 1998]

50% of all bugs were identified by assertions on Cyrix M3(p2) Project

[Kronik '98]

85% of all bugs were found using over 4000 assertions on HP Project


[Foster and Coelno HDLCon 2000]

10,000 assertions in Cisco project

[Sean Smith 2002]




Formal Specification






Total Coverage Model

- Functional (specification-based)
 - Checks that all functions of the design are tested
 - Created by verification team
- Structural (implementation-based)
 - Checks that all corner-cases of the design are tested
 - Created by designers



SV Coverage Models

// States for a DRAM controller
enum {IDLE, MEM_ACC, SWITCH, RAS_CAS, OP_ACK, REF1, REF2} fsm_state;





When is verification complete?




- Verification is effectively metric-less
 - Few designers know if their strategy is adequate or efficient
 - Sign-off criteria are ad hoc and vary by company
 - Code coverage is not a functional verification metric
- If it isn't verified, it's broken



When Is Verification Complete?


	100% -	1	M Funct	ional coverage	s							X
			Functional	coverages 💳								∉ ×
	90% -		▼Name		Design U	nit Enabled	Count	AtLeast	Weigh	nt Cmplt %	Cmplt graph	•
	JU /0		⊟– , eth	_cop	Verilog					0%		
			₫→	/top/i_eth_cop/c	.psl		0	1		1 0%		
	80% -		₫-▲	/top/i_eth_cop/c	.psl	×	0	1		1 0%		
			∲-→	/top/i_eth_cop/c	.psl	×	0	1		1 0%		
	700/		<u> </u>	/top/i_eth_cop/c	.psl	XX	0	1		1 0%		
	70% -		⊟- ⊒ eth	_rxstatem	Verilog					0%		
1				/top/ethtop/rxeth			0	1		1 0%		
	60%			/top/ethtop/rxeth		×	0	1		1 0%		
	00 /0			/top/ethtop/rxeth	.psl	×	0	1		1 0%		
			⊡- ⊒ eth		Verilog					95%		
	50% ·			/top/ethtop/cov			26	1		1 100%		
				/top/ethtop/cov	psl	√	6	1		1 100%		
				C /top/ethtop/								
	40%			S /top/ethtop/s								
	200/			L_ /top/etht								
	30% ·			/top/ethtop/cov		•	9	1		1 100%		
				/top/ethtop/cov		•	11	1		1 100%		
	20% -			/top/ethtop/cov		√	9	1		1 100%		
				/top/ethtop/cov		\checkmark	2	1		1 100%		
				/top/ethtop/cov		\checkmark	3	1		1 100%		
	10% -			/top/ethtop/cov		×.	4	1		1 100%		
				/top/ethtop/cov		×.	10	1		1 100%		
	•••			/top/ethtop/cov		×.	5	1		1 100%		
	0% -			/top/ethtop/cov		×	5	1		1 100%		
				/top/ethtop/cov		1	0	1		1 0%		
			🗄 🖊	/top/ethtop/cov	psi	<u>√</u>	4			1 100%		-








Directed Tests




Functional Coverage and Contrained Random Testing


- In a directed test, the coverage points are coded in the test itself
 - Test writer must code *each* specific scenario to specify intent explicitly
 - Must be able to predict interesting cases in order to code them
 - Doesn't scale well



- Randomness inherent in C-R allows unpredicted scenarios to be exercised
 - Exposes corner cases the designer may not have considered
 - Testbench is an objective description of intent against which to check the design
 - Kind of like an independent verification team
- Functional Coverage tells which features were exercised



SV-OOP vs. Verilog



hold both the definition of the packet fields and all the methods needed to manipulate those fields.

In SV, classes are infinitely better suited, because:

- Objects are dynamic, not static
- Create or destroy objects at will
- Classes are inheritable, polymorphic etc.

```
class ether packet extends packet;
// Ethernet Packet Fields
  bit[47:0] dest, src;
 bit[15:0] len;
 bit [7:0] payld [];
// onboard methods
  function new(int i);
    payld = new[i]; len = i;
  endfunction : new
  function void display;
    $displayh("\t src: ", src);
    foreach (payld[i])
     $display("payld[i] = %d",i,payld[i]);
  endfunction : display
  task transmit frame();
    . . .
  function clone();
    . . .
endclass : ether packet
```



Tools and Technology Aren't Enough

EDA sells tools and "materials"




- To build a bookcase, you need to apply the tools and technologies in useful ways
- What we need are Advanced Methodologies





Unified Verification Methodology


- UVM Open-source framework for reusable verification based on SystemVerilog
- SystemVerilog Class Library
 - Set of core building blocks for effective, reusable verification environments
 - Library of common services



Interoperability and reuse




UVM-based Testbench Architecture






Coverage Data Overload



© Mentor Graphics Corp. www.mentor.com




Mentor's Unique Advantage





Managing Verification Through Metrics





When Is Verification Complete?

	Test Mana	·		<i>***</i>			
90% +	 Section 	Testplan Section / Coverage Link	Туре	Coverage Coverage gra		ight Unlinked	
		🖃 🐅 testplan		80.58%	100%	1 No	
	1	📮 🐅 Transmitter	testplan	44.37%	100%	2 No	
80% +	1.1	🕀 🖈 Bonding_MODE_0	testplan	0%	100%	1 No	
	1.2	🕀 🚧 Bonding_MODE_1	testplan	0%	100%	1 No	
	1.3	Bonding_MODE_2	testplan	50%	100%	1 No	
'0% +	1.4	🗟 🚧 Bonding_MODE_3	testplan	0%	100%	1 No 1 No	
0 /0			'concat_tester/CHIPBOND/txproc_inst/cover_fsm_add cover 0%				
		/concat_tester/CHIPBOND/txproc_inst/cover_fsm_idle_		0%	100%	1 No	
	1.5	🕀 🛠 FAW-Frame_Alignment_Word_Generation	testplan	38.89%	100%	1 No	
60% +	1.6	🗟 🛠 CRC_Generation	testplan	100%	100%	1 No	
	1.7	🖶 🛠 Information_Channel_Generation	testplan	58.33%	100%	1 No	
	1.8	⇒☆ Frame_Counter_Generation	testplan	58.33%	100%	1 No	
50% +		/concat_tester/monitor_channel_data/FRAME	coverpoint	75%	100%	1 No	
		/concat_tester/monitor_channel_data/chana/FRAME	coverpoint	25% 75%	100%	1 No 1 No	
	1.9	■ /concat_tester/monitor_channel_data/chanb/FRAME □ ☆ Transmit FIFOs	coverpoint testplan	62.5%	100%	1 No	
10% +	1.9	argentalisting_ricos argentalisting_ricos	testplan	25%	100%	1 No	
	1.9.2	□ ☆ FIFO Underflow	testplan	100%	100%	1 No	
	1.9.2	/concat_tester/monitor_fifo_writes/Write_position	coverpoint	100%	100%	1 No	
80% +	1.10		testplan	75.68%	100%	1 No	
0 /0	1.11	A Code_coverage	testplan	/ 9.00%	100%	1 Yes	
	2		testplan	81.25%	80%	2 No	
20% +	3	a ★ Post-processor	testplan	55.21%	100%	1 No	
20% +			testplan	100%	100%	1 No	
	5	⇒ 🛠 Micro-processor Interface	testplan	77.06%	100%	1 No	
	5.1	Grade Strate	testplan	98.15%	95%	1 No	
0% +	5.1.1	Bit0 Cross	testplan	100%	100%	1 No	
		J /concat tester/monitor registers/RegXbit0	cross	100%	100%	1 No	
	5.1.2	⊕☆ Bit1 Cross	testplan	100%	100%	1 No	
0% +	5.1.3	🕀 🖈 Bit2 Cross	testplan	100%	100%	1 No	
- / -	5.1.4	⊕☆ Bit3_Cross	testplan	100%	100%	1 No	
	5.1.5	🗄 🖈 Bit4_Cross	testplan	100%	100%	1 No	
	5.1.6	🗄 🖈 Bit5_Cross	testplan	100%	100%	1 No	
	5.1.7	🖮 🖈 Bit6_Cross	testplan	91.67%	100%	1 No	
	5.1.8		testplan	91.67%	100%	1 No	



Agenda

Verification Overview

- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB InFact
- Questa Formal
- Questa Codelink
- Questa VIP




The ReqTracer Solution













RegTracer in your Process

Functionality & Verification Results Meet Requirements

Capture

- Requirements from many interfaces & formats
- Add documents to project

Tag

- Link relationships & dependencies
- Dynamic linking

Trace

- Requirements \leftrightarrow design \leftrightarrow implementation \leftrightarrow verification


- Monitor/Analyze Impact analysis on ECOs
 - Completeness of requirements
 - Extraneous code

Validate

Status of requirements against test plan

Report

- Automated report generation
 Simplifies design reviews/audits
- Wide variety of formats






Capture




- Projects
 - Add documents to project
 - Associate documents \rightarrow define coverage relationships
 - Design "covers" requirements
 - Verification results "verify" test plan





Tag






















Validate

- Ensure links
 - Requirements ↔ RTL source
 - Requirements \leftrightarrow test plan
 - Test plan \leftrightarrow testbench
 - Test plan ↔ verification results
 - View "Coverage" of the tests
 - Determine Pass or Fail
 - Does verification test result satisfies the test plan?






Summary

Requirements tracing is best as an active process throughout the project development

- ReqTracer
 - Aggregates requirements from multiple sources
 - Traces requirements through the HW design process
 - Provides direct ECO impact analysis
 - Automates report generation
 - Interfaces with HDL Designer
 - HDL code, version management & documentation
 - Interfaces with Questa
 - Validation of test plan
 - Satisfies DO-254 needs for certification



Agenda

Verification Overview

- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB (InFact)
- Questa Formal
- Questa Codelink
- Questa VIP
- Rule Checking
- Precision



Three Generations of Functional Verification Testbench Evolution

Higher

overage

Directed Tests

- Quality Engineer Directed
- Quantity Engineer Limited
- Good But Not Scalable

Constrained Random Tests


- ↑ Quantity Time & CPU Limited
- Quality Redundant
- Better But Not Sufficient


Intelligent Tests

- Quantity High
- ▲ Quality High
- Best Do More With Less




Directed Tests 1,000's





Intelligent Testbench Automation

Using Questa inFact to Verify an AMBA AHB Bus Fabric





Applying iTBA Incremental Change Results in >>10X Improvement

Re-Use Existing Testbench


- No Change to Verification Language
- No Change to Verification Methodology
- No Change to Verification IP Blocks

Incremental Changes


- **Top Level Testbench Only**
- **Describe Test Plan Functionality in a Graph**
- **Replace Existing Sequence Generator**

inFact Simulation Results

- **Graph Controls VIP Blocks**
- Removes, Reduces, or Keeps Redundancy
- Targets Coverage, Not Just Measures It







Simplicity of iTBA


Top Layer is Described in a Standard Graph

Simplicity of Graphs

- These are standard nothing new here
- Used since 1960's for compiler & software test
- Easy to write, read, and control visual
- Contain highly compressed information

Origin of Graphs

- Pre-date Verilog, VHDL, etc.
- John Backus IBM Fellow in 1963
- Also invented Fortran and Algol



Rw_opts = setup_rd | setup_wr ;

Rw_size = rw_1 | rw_2 | rw_4 ;



Power of iTBA


Questa inFact Adapts and Learns During Simulation

Power of <u>Algorithms</u>

- Original graph based test applications were limited to deterministic systems
- Used by many computer companies to test software & compilers
- But VLSI hardware systems are non-deterministic
- How to automatically generate deterministic stimulus for non-deterministic systems?

Uniqueness of Questa inFact

- Extend graph technology to VLSI design verification
- Apply breakthroughs in automata based math
- Close coverage >>10X faster








Creating Graphs Easy to Use

Interactive Development Environment

- Graphical User Interface
- Automatically Generates Graphs from Text


Integrate With Questa Simulation

- Compile Testbenches
- Link Graphs to Waveforms
- Unmatched Debugging





inFact AXI Master Rule Code, Expanded Graph, and Collapsed Graph



Intelligent Testbench Automation


Achieve Target Coverage >>10X Faster

Achieve Target Coverage in Less Time

- Verify all functionality called out in test plan
- Reduce or remove unwanted redundancy
- Confirm test plan coverage with UCDB

Leave Time to Expand Coverage

- Add tests to cover more functionality
- Target test generation to desired areas
- Hunt for bugs so they don't escape into mfg





Agenda


Verification Overview

- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB (InFact)
- Questa Formal
- Questa Codelink
- Questa VIP



Questa Verification Platform


Best In Class Engines





Questa Verification Platform


Best In Class Engines - Unified Front End Analysis & Compile





Questa Verification Platform

- Comprehensive integrated SOC verification platform
 - Best in class engines
 - Integrated
 - Comprehensive debug analysis
 - Industry Leading SOC Verification Solutions
 - Coverage Closure Solution
 - Low Power Verification Solution
 - Software Driven Verification Solution
 - Standards Leadership
 - Driving the evolution of IEEE standards
 - Major donations to Accellera UVM
 - Accellera UCIS from Mentor UCDB






55

Simulation Alone Is Insufficient

<u>MYTH</u>:

"If we only had a faster simulator, if we only had a better coverage model, things would have been better."


- Simulation algorithms, no matter how good, have inherent limitations
- 0-In formal verification directly addresses these limitations





Simulation vs. Formal

- Simulation
 - Let's see what happens if I apply this stimulus?
 - Probabilistic whether or not stimulus exposes interesting behavior
- Formal
 - What stimulus do I have to apply to make this happen?
 - Use mathematics to solve for the stimulus






Static Formal Verification

Static Formal


- Takes a single start-state
- Performs exhaustive verification of an assertion(s)
- Provides proofs
 - 0in_prove
- Provides
 counterexamples
 0in confirm
- Can be used early in the design cycles
 - Does not require a testbench
 - Ensures critical functionality is correct







Dynamic Formal Verification




- Overcomes inherent limitation of formal techniques
- Combines formal verification and simulation to cover more of the design
- Unified coverage ties techniques together





Unified Coverage Data Base






Agenda


Verification Overview

- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB (InFact)
- Questa Formal
 - Questa CDC
- Questa Codelink
- Questa VIP



Domains Require Special Attention






Signals that cross asynchronous clock domains (CDC signals) WILL violate setup and hold conditions



Clock Domain Crossing (CDC) Signals Cause Metastability

When setup/hold conditions are violated, the output of a storage element becomes unpredictable




This effect is called metastability

Metastability is UNAVOIDABLE in designs with multiple asynchronous clocks



Designers Use Synchronizers to Isolate Metastability




When metastability occurs, the delay through a synchronizer becomes unpredictable






Complete Anatomy of CDC Bugs



- 1. Missing or incorrect synchronizer
- 2. Incorrectly implemented CDC protocol
- 3. Design does not account for nondeterministic delay through synchronizers (a.k.a. reconvergence error)




The Benchmark CDC Verification Solution



- 1. Provides complete structural CDC analysis
- 2. Provides complete protocol verification to ensure correct transfer of data across synchronizers
- 3. Supports metastability injection in simulation to enable detection of reconvergence errors



Step 1. Structural CDC Analysis




- Identify all primary asynchronous clocks
- Identify the clock distribution/control strategy
 - Derived clocks, clock dividers
 - Clock gating, on/off schemes



Provides Automatic Protocol Checks

- CDC protocols ensure that data is predictably transferred between two clock domains
- The 0-In[®] CDC verification solution automatically generates assertions to capture these protocols

Protocol: When a transmitter's data select signal crosses a clock domain and drives the select input of a data multiplexer in the receiver, it must be held stable long enough for the signal to be sampled reliably by the receiver and the data must remain stable while the data select signal asserts.




Only when CDC protocols are represented as assertions can they be used both in simulation and in formal verification



Performs Static Reconvergence Analysis


- Automatically identifies potential reconvergence problems in logic
- Generates metastability injection assertions to be used in simulation
- Supports both combinational and sequential reconvergence






Easy to Use Reporting and Debugging

- Provides a results overview window and details for all CDC issues
- Uses generated schematics (with user control) where appropriate






Step 2. CDC Protocol Verification





Verifying Protocol Assertions in Simulation


- All CDC protocol violations are shown in CDC analysis window
- Debug is performed in simulation environment





Coverage Metrics for Protocol Assertions

Using assertions to capture CDC protocols enables coverage metrics to be collected



Coverage metrics:


- Ensure that all CDC paths are exercised
- Ensure that all protocol corner cases are stressed
- Enable regression test development for full

coverage

Unified Coverage Data Base




Step 3. Reconvergence Verification





Metastability Injection Assertions



Metastability injection assertions randomly modify the delays through synchronizers (+1 or -1 cycle) when metastability conditions are present in silicon



Questa CDC Automatically Adds Metastability Injection Assertions

- Only adds metastability injection assertions to those synchronizers that might cause reconvergence issues
- Random delay (+1 or -1 cycle) is only inserted when metastability is possible
- Metastability injection assertions automatically collect coverage data

Automatic metastability injection in simulation is the only way to effectively verify your CDC reconvergence issues



Metrics for Metastability Injection Assertions

Using assertions for metastability injection enables coverage metrics to be collected

crc_1		27 27	10
≟ <u>⊒</u> fifo_0_h (1)			
fifo_1_d (1)			
🗄 💠 Checkers (21)			
🗄 📶 cdc_fx zin_cdc_fx_sim_check_en_r1_16 (3)	100	33.0 📃	
🛓 📶 cdc_fx zin_cdc_fx_sim_fifo_0_h_rp_s1_15 (3)	100	100.0	8
😑 🎵 cdc_fx zin_cdc_fx_sim_fifo_0_h_wp_s1_14 (3)	100	100.0	4
Evaluated	1	100.0	
All Bits Metastable	5	100.0	
Loading While Clocks Aligned	1	100.0	_
🛓 🛒 cdc_fx zin_cdc_fx_sim_fifo_1_d_rp_s1_13 (3)	100	100.0	
🛓 📶 cdc_fx zin_cdc_fx_sim_fifo_1_d_wp_s1_12 (3)	100	100.0	- 3
🗄 📶 cdc_fx zin_cdc_fx_sim_crc_1_crc_16_11 (3)	100	50.0	1. 3
🛓 📶 cdc_fx zin_cdc_fx_sim_mask_10 (3)	100	100.0	- 3
🚋 🛒 cdc_fx zin_cdc_fx_sim_crc_1_scramble_9 (3)	100	10.0	
🛓 📶 cdc_fx zin_cdc_fx_sim_tx_en_r1_8 (3)	100	100.0	
🗄 🛒 cdc_fx zin_cdc_fx_sim_tx_mask_valid_r1_7 (3)	100	100.0	
🛓 📶 cdc_fx zin_cdc_fx_sim_tx_eop_r1_6 (3)	100	100.0	
🛓 📶 cdc_fx zin_cdc_fx_sim_tx_sop_r1_5 (3)	100	100.0	. 3
🗄 🛒 cdc_fx zin_cdc_fx_sim_pass_en0_r1_4 (3)	100	33.0 📃	
🗄 📶 cdc_fx zin_cdc_fx_sim_tx_mask_valid_3 (3)	100	33.0	6
🗄 🛒 cdc_fx zin_cdc_fx_sim_tx_en_2 (3)	100	33.0 📃	
🛓 🛒 cdc_fx zin_cdc_fx_sim_tx_state_01 (3)	100	33.0 📃	. 33
🛓 🗾 cdc_fx zin_cdc_fx_sim_init_done_r1_0 (3)	100	33.0 📃	
🛓 🗾 assert zivar (2)	100	100.0	
🛓 📶 cdc_fifo memory_sync_17786 (3)	100	33.0	

Coverage metrics:

- Ensure that all CDC paths are exercised
- Ensure that all protocol corner cases are stressed
- Enable regression test development for full

coverage

Unified Coverage Data Base



Questa CDC Verification Delivers

- Structural CDC analysis
 - Automatically recognizes a large set of synchronizers
 - Comprehensive modal analysis
 - Protocol verification
 - Automatic generation of CDC protocol assertions
 - These can either be proven with formal analysis or verified through simulation
- \checkmark

Reconvergence verification

- Complete structural analysis to identify potential reconvergence issues
- Automatic metastability injection in simulation to verify the design correctly handles reconvergence



Agenda

Verification Overview


- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB (InFact)
- Questa CDC
- Questa Formal
- Questa Codelink
- Questa VIP




Manually Linking Software with Simulation

- Must convert software binary to memory image file
- No source-level debug
- Slow, ~ 1 to 10 instructions/sec










Codelink Automates Software Testbenches

- Loads software binary
- Full source-level debug
- Significantly faster than full-functional model





Agenda

Verification Overview

- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB (InFact)
- Questa CDC
- Questa Formal
- Questa VIP



What is Verification IP?

SoC Design Trends

- More platform based designs
- Increasing reuse of Design IP
- Built around standard interfaces
- Complex verification environment
 - reuse a necessity
- Verification IP
 - Re-usable testbench building blocks
 - Compliant with standard interfaces and protocols
 - Built using standard languages and methodologies






Questa Verification IP

- Comprehensive verification IP
 - Complete protocol coverage and checking
 - Test suite with compliance tests
- Leverage latest verification techniques
 - Verification planning, constrained random, functional coverage
 - Developed for OVM and UVM
- Supports popular and leading edge SoC standards

- PCIe, USB, AMBA, ethernet, ...





© Mentor Graphics Corp. www.mentor.com

Questa Verification IP Features

Complete protocol test sequences and coverage

OVM	Te			h With I	RTL	. De	esigr	
Test Sequer	nce	Section	tion Plan For A Title AMBA AXI OPERATIO REQUEST Operation	Description	tion types. This incl	udes	SCOR	E
Coverag	Verification Contains	,		ColumnLayout AllColumns			Precision 2	D
	▼ Sec △ Te		tion / Coverage IBA AXI OPERA		Coverage G	ioal 100%	Coverage graph	
	1.1		REQUEST	non	100%	100%		
	1.2		RESPONSE		100%	100%		
	1.3	T 10	FEATURES		100%	100%		
	1.3.1		🔆 narrow_transi		100%	100%		
	1.3.2		⋩ unaligned_bu		100%	100%		
	1.3.3 1.3.4			tanding_addresses_write tanding_addresses_read	100% 100%	100% 100%		
	1.3.5			_transaction_completion_write	100%	100%		VE
VIP Component	1.3.6			_transaction_completion_read	100%	100%		
	1.3.7		🔆 phase_orderi	-	100%	100%		
User component	1.3.8	<u> </u>	⋩ write_data_in	terleaving	100%	100%		
User design								



Questa Verification IP Example

Coverage results for SPI Controller

- Questa Verification IP provides protocol Test Plan, Test Sequences and Coverage
- User adds DUT specific Test Plan, Test Sequences and Coverage
- Questa Verification Management combines the results

🖕 Verificat	tion Management Tracker 🖂 🚽 👘							
▼ Sec#	Testplan Section / Coverage Link	Description	Coverage	Coverage graph	% of Goal	Weight	Goal	Unlinked
0	🖃 🔆 testplan		50.26%		50.26%	1	100%	No
1	🛓 🔆 SPI Interface		60.15%		60.15%	1	100%	No
2	🖨 🔆 APB3 Interface		40.65%		40.65%	1	100%	No
2.1	🖨 🔆 General	General APB3 op	70%		70.00%	1	100%	No
2.1.1	🖃 🐅 АМВА З АРВ	AMBA 3 APB	70%		70.00%	1	100%	No
2.1.1.1	🕀 🔆 🕀 🕀 🕀	This covers the b	100%		100.00%	1	100%	No
2.1.1.2	🕀 🔆 😥 🕞 🕀	This covers cycle	100%		100.00%	1	100%	No
2.1.1.3	🕀 🖈 Wait count	This covers the n	20%		20.00%	1	100%	No
2.1.1.4	🕕 🔆 Cycle with slave error	This covers the er	. 50%		50.00%	1	100%	No
2.1.1.5	🕀 🔆 😥 Eycle with slave ID	This covers the sl	100%		100.00%	1	100%	No
2.1.1.6	🕀 🔆 🕀 🕀 🕀 🕀 🕀	This covers the n	20%		20.00%	1	100%	No
2.1.1.7	🕀 🔆 😥 Back to back cycles	This covers the n	100%		100.00%	1	100%	No
2.2	🔁 🔆 Registers	This covers that w	. 78.57%		78.57%	1	100%	No
2.3	i 🏚 🔆 Automatic Slave Select	Covers the autom	50%		50.00%	1	100%	No
2.4	🔁 🔆 Character Length	This covers the dif	. 3.12%		3.12%	1	100%	No
2.5	😟 🔆 Divider	Covers the differe	1.56%		1.56%	1	100%	No
3	🗄 🔆 Interrupt		50%		50.00%	1	100%	No



Questa Verification IP Features Protocol stack debug

Quickly understand and analyze bus activity

File Edit View Add Format Tools Window

		10W	0											6							
🗋 🚔 🖶 🛸 🎒 🕴	x 🖻 🛍 🖄 🔔	#	₽ \$	ية 💥 😫	3 🕅 📋	1 🔶 🕷	↓ I I I I I I I I	100 n	3 7 1	11 14 2	{ } }	0+ (}+	R 🚹	1 1	ᡱ᠘	t 🛨 🦹	. I. F				
N 🖪 🗉 📴 😽	縃 🔍 Q, Q	Q 🔍 🗌 🛛				r															
Messages		7	Ţ			V V							1		Ţ	Ţ	l		7	Ţ	
 	{AXI_read 532 re	I		i e e d			AX	_read										A.XI_168d			1_10#(i
addr	000000000000000000000000000000000000000	8	0000	00000000	0000000	00010	.add		00000000	00000000	1001 <mark>1100</mark>	000						0000000	0000	00	00000000
	AXI_BYTES_4		size.	AX0_6YT	ES_4		.siz	e: AXI_BY	TES_4									A×L_BY	ES_4	.A)	0_8YTES_
	AXI_INCR		burst	· A×∐NC	8		.bu	st: AXI_IN	ICR									burs A×L	JINC R	be:	r a×l_in⊂i
	AXI_NORMAL		lock.	AXI_NOF	MAL		.loc	k: AXI_NC	DRMAL									A×LNO	RMAL		U_NORM#
	AXI_NONCACHE			U_NONOA			.ca	che: AXI_I	NONCAC	HE_NONB	JF							AXI_NO			U_NONCA
	AXI_NORM_SEC		prof	A×L_NDR	M_SEC_	C:ATA			DRM_SEC	DATA								AXI_NO	RM_S		U_NCRM
😐 🔶 .id	10		1(i, 1)(0			.id:											id, 10			11
😐 🔶 .burst_length	1111			_lerigli), O				st_length:										toursi_len			rsi_le 001
😐 🔶 .data_words	0 65537 131074 1			537 1010)					074 19661									0.65537			65537 1.01
😐 🔶 .resp	AXI_OKAY AXI_I			OYAY A)	(LOKWA		AX	(I_OKAY /	ΑΧΙ_ΟΚΑΥ	/ AXI_OK/	AY AXI_C	DKAY A)	XI_OKA					AM_OF /			0_OKAY
🔶 ACLK	0		າດທັດກ	սսսսս	սսսսս	UUUUU	ստող		լուստ	ոսորո	սորհո		տոոր	עעעע	ուուն	עתתתה	μυυυυ	עעעעע	uuuu		
	0																				
		<u>X00000000</u>		00000000	0000000		000	00000000	000000000000000000000000000000000000000	00010011	10000			0000000	0000000	0000000			00000000	<u>1000 JOO</u>	00000000
		1111	<u>,0011</u>			(1111					_							0011			
		010 01									_										
ARBURST		00																			
		00	<u> </u>				ľ10				=									<u> </u> 11	
	1										- <mark></mark>										
RVALID	1					<u> </u>	\neg														
RLAST	0																				
	000000000000000000000000000000000000000	0000 X X		mmt	111h			anati		mm		<u>YY T</u> T	YTTÓ	00011	<u> IIII</u>	TTTTT	X X X IO		X X X0000	0000000	000 1 1
		00																			
🔸 RID		01		((01	xt)	01 (10	<u>(01</u>		nati	01 (10)	(10)(01)	10									(11
🔶 RREADY	1																				
🕫 💿 🛛 Now	10000 ns	muni	4700		4800		4900		5000		5100 n	n n n h n Is	5200		530			1)0 ns	5500		b 5600
🖉 🤤 Cursor 1	5091 ns										5091 ns										
	· II 🕨	<																			
00 ns to 5620 ns	Nove	:10 us De	elte: 3		00																




Questa Verification IP Features Protocol stack debug

Highlighting links transaction and signal activity

<u>File Edit View Add Format Tools Window</u>


<u>File Ealt View A</u> aa F	<u>o</u> mat <u>T</u> ools <u>w</u> indow	((s					
🗋 🚅 🖥 🛸 🎒	🤾 🐚 🛍 🖄 🖳 🖊	• 🗄 🖧 🐇 💥	🔊 🕺 🛉 🔶	🛚 🛶 📑 🗍 100	ns 🕴 🚉 🚉 🚉	(P) (P) (P)	🕮 🛍 🔝	불물건	t → 🐁 🕯	1.5.5		c
N 🖪 🔢 📴 3+	। 縃 🛛 🔍 🔍 🔍											
]			···· ··· ··· ··· ··· ···	•								
Messages			······································					· ·	· ·		·	
E 🔶 AXI_read.A0	{AXI_read 532 re	Alti_read		AXI_read						R001_1040		All_read
😟 🔶 .addr	000000000000000		000000000000000000000000000000000000000		00000000000000000000000000000000000000	1001110000				0000000		00000000000
	AXI_BYTES_4	size, ACO_B		.size: AXI_						A×I_BY		ADD_BYTES_
burst	AXI_INCR	bursh A×[_]		burst: AXI.						burs A×i A×i_tic		bur A×L_INCR
	AXI_NORMAL	ICCH AXLN	CACHE_NONBUE		NORMAL (I_NONCACHE_NONB	ie i				ACCENCE ACCENCE		ACC_NORMA ACCINORMA
.cache	AXI_NONCACHE		DRM_SEC_DATA		NORM_SEC_DATA					ACC_NC		ACC_NORM_
···· ,prot □ ,id	AXI_NORM_SEC		Jam_oco_cara	.id: 10						id. 10	: ·::∵: .	(c. 11
T	1111	burst length	Don t	.burst_leng	ith: 1111					burd ler	Orbit 1	burst le 0011
.burst_length .data_words	0 65537 131074 1		1074 198611 0 0		31074 196611 262148	327 85 393222 4	58759			0 65537		0.65537.1010
+	AXI_OKAY AXI_I		ADD_OKAY ADD_		Y AXE OKAY AXE OK					ACC OF		ACT OF AV A
ACLK		www.www	rinnin nin	Innnnnnnn	donondonondo	Indonodo	nnnnnn	וחחחחר	Innnnr			mmmm
	000000000000000000000000000000000000000	00000 10000000000	0000000000 100	00000. 0000000		10000	100000	000000000000000000000000000000000000000	000000000	010 10000000	0000000000	00 10000000000
🖅 🔶 ARLEN	1111 1111	X0011	X11	11						(0011		
🕳 🔶 ARSIZE	010 010											
🖅 🔶 ARBURST	01 01											
🖪 🔶 ARLOCK	00 00											
🖅 🔶 ARID	10 01	<u>(10</u>	<u>)</u> (01	10								(11
🔶 ARREADY	1											
🔶 RVALID	1											
🔶 RLAST	0											
🖅 🔶 RDATA	000000000000000000000000000000000000000			<u>, X X X X X X X X X X X X X X X X X X X</u>			<u>X I I XQ 100(</u>	IIIII	<u> IIIII</u>	<u>X X Xoopoooo</u>	<u>, î î îoco</u> țo	<u>0000000000 X X X X</u>
🖪 🔶 RRESP	00 <u>00</u>											
· E 🔶 RID	10 <u>01</u>	X Xo	1 1 101 10			<u>(10 (01 (10</u>						<u>(11</u>
IREADY		1.12 and a 12 and										
		Highligh	nting sho									
🛎 🥽 🕘 🛛 Now	/ 10000 ns 💾	when sig	nals are	valid 🛄	5000 ns	5100 ns	5200 ns	111111111 530	trininiti Olns	5400 ns	5500 i	ns 5600 ns
	5001 m	innen org					00000000			01010110	0000	10 0000 He
💼 🧪 🤤 👘 Cursor 1	5091 ns					5091 ns						
						5091 ns						





Questa Verification IP Features Full support for UVM and OVM

Connect and reuse standard UVM or OVM components
 Agents, TLM ports, sequences, sequence items, config





Protocol support

Supports popular and leading edge SoC standards

— AMBA

- APB3, AHB, AXI, AXI4, AXI4-lite, AXI4-stream, AXI-LP

PCI Express

- 1.1, 2.0, 3.0

— USB

- 2.0, 3.0, OTG, UTMI, PIPE

— Ethernet


- 10/100, 1G, 10G, 40G, 100G

- SPI 4.2
- DDR2, DDR3
- OCP 2.2
- HDMI
- I2C, I2S
- SPI, UART



Questa Verification Platform


Best In Class Engines





Questa Verification Platform


Best In Class Engines - Unified Front End Analysis & Compile





Questa Verification Platform

- Comprehensive integrated SOC verification platform
 - Best in class engines
 - Integrated
 - Comprehensive debug analysis
 - Industry Leading SOC Verification Solutions
 - Coverage Closure Solution
 - Low Power Verification Solution
 - Software Driven Verification Solution
 - Standards Leadership
 - Driving the evolution of IEEE standards
 - Major donations to Accellera UVM
 - Accellera UCIS from Mentor UCDB





Agenda

Verification Overview


- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB (InFact)
- Questa CDC
- Questa Formal
- Questa VIP

Rule Checking

Precision



A RTL Reuse Method





Do I Have all the Files?




- Design Files: describe the design to the tools in a flow
 - <u>Design Support Files</u>: help you understand & automate aspects of the design flow
 - <u>Tool Output Files</u>: tool-generated files for use as input or that provide information






Missing Files are Found





A RTL Reuse Method







Take Emotion Out of the Decision




How do you tell people their baby is ugly?





99

Objective Standards are Key





Code Scoring

- All rules have can have a score
- This allows you to see how "good" your code is within seconds
- You can set your own scoring system for your own rules
- Code quality results are automatically created for your checking run (it can optionally be turned off).

🖻 Design Quality: 156/198 (79%)									
Quality Score:	79%								
Score/Total Possible Score:	156/198	Excludes 0 Disabled Rules							
Ruleset Hierarchy Report:									
Ruleset	Score	%	Error	Warning	Note	Disabled			
My_Essentials_Policy	156/198	79%	3	6	0	0			
Essentials	156/198	79%	3	6	0	0			
Coding Practices	56/72	78%	1	3	0	0			
Downstream Checks	64/90	71%	2	3	0	0			
Code Reuse	36/36	100%	0	0	0	0			



Assess Reuse Effort

M DesignChec		N	
	View Setup Results Tools Options Help		
管 - 🗉 🖬	'・ ※ 🖻 🛍 × 章 幸 密 桷 図 🧇 🔒 🍰 🖳		Group
Setup	Viewpoint Management - Active Viewpoint: Severity 8	Ruleset	r, Group, 📘 💌
Results		Sort	Results
韋 Expand All	Viewpoints Available Viewpoints:	Jon	Results
🚔 Collapse All			
Cource	Filters		
🕒 🛄 Open HDL	Metrics Default		
👫 Show Rule	Viewpoints allow you to customize the browser. Manage your vi from the various explorer views.	ewpoints here. Use the tabs on the left to control hi	er options, adjust the layout or add/remove columns
🔀 Disable Rule			
_	Results (Using viewpoint: Severity & Ruleset)	Summary	
Disable RuleSet		∠ Lin∉ ⊟ Design Quality: 132/	
	Gerror - 5 items, 287 violations. (287 primary, 0 associated)	Quality Score:	67%
	ERROR : Coding Practices - Matching Range - 12 items, 181 violations. (181 p		
	🗉 🖻 ERROR : Downstream Checks - Non Synthesizable Constructs - 5 items, 80 vie		
	😑 🖻 ERROR : Downstream Checks - Sensitivity List - 3 items, 8 violations. (8 primar	, 0 associated) My Essentials P	Score % Error Warr Jicv 132/196 67% 5 7
	EXAMPLES_LIB1, eth_txethmac, Module - 2 items, 2 violations. (2 primary, 0 asso		132/196 67% 5 7
	Sensitivity list of process/always statement " <anonymous>" includes duplicate</anonymous>		······································
Errors	345	Downstre	ecks 46/90 51% 4 2
	346	Code	34/36 94% 0 1
ontext	avs @ [StatePreamble or StateData or StateData or StateFCS or StateJ.	m or StateSFD or Txl	
	349 Crc or NibCnt or NibCntEq15)	🗆 🗆 Violatic	
	Sensitivity list should contain only the signals needed by the process/block.		iolations of each severity
			0
	EXAMPLES_LIB1, eth_rxstatem, Architecture - 1 item, 1 violation. (1 primary, 0 as	sociated)	287 from 5 Rules
	EXAMPLES_LIB1, eth_cop, Module - 5 items, 5 violations. (5 primary, 0 associate	d) Ining	397 from 7 Rules
	🕑 🖻 ERROR : Downstream Checks - Latch Inference - 3 items, 14		
			iolations for each scope
Viewpoints	Setup Results	View	
Ready			
		ummary	



Customize Your Own Rules

File Run Edit View Setup Results Tools Options Help	0					
Setup Folders		Content of Base Rule Category : Clo	ncks & Besets			
		ame	Туре	Design-wide	Short D	
New Policy		Clock Declaration Style	Base Bule	No	Cher	
New My_Essentials_Policy		Conditional Resets	Base Bule	Yes	Chec	
My_policy		-				
Expand All		😸 Consistent Resets	Base Rule	Yes	Chec	
Expand All 🗄 👘 🔀 My_Xilinx_Policy		🛃 Edge Detection	Base Rule	No	Chec 🗏	
🚔 Collapse All 🛛 🖾 RuleSets		👌 Fixed Value Resets	Base Rule	No	Chec	
🕂 🔛 🕀 🖳 🕀 🕀 🕀		🗟 Gated Clocks	Base Rule	Yes	Chec	
► Set As Essentials		lnternally Generated Clocks	Base Rule	Yes	Chec	
Default		Internally Generated Resets	Base Bule	Yes	Chec	
🗈 🗠 🕞 RMM		Mixed Clocks Resets	Base Bule	Yes	Cher	
🗄 🛆 😭 Xilinx			DaseTruie	163	> Chet	
🗹 🔂 Base Rules		<u> </u>			<u> </u>	
Allow	F	Parameters of Base Rule : Gated C	locks			
Assignments	Pa	arameter	Value			
Clocks & Resets	6	👌 Name	Gated Clocks			
	3	Severity	Error			
		Score	5			
		& Weight	2			
		👌 Language	VHDL Any, Veri			
FSM		👌 Hint		cks unless modele		
Gates	6	Short Description	Checks for the	use of gated clock:	s and h	
instances	6	Keywords clocks, gated, gating, synchronou				
Labels	v 16	Action	Disallow All Gat	ed Clocks		
Results	>					
Viewpoints Setup Results						

The Process:

- Create ruleset(s)
- Drag & drop rulesets & rules into your own rulesets
- Change rule parameters
- Create policies that link to rulesets

Good Coding Practices

- No extra or unused signals
- Isolate or avoid gated clocks
- Avoid internally-generated resets
- Avoid mixed clock edges
- No multiply-driven signals
- Assign a value to a signal before reading it
- Matching comparison/assignment ranges

Ensure expected & good results



Downstream Checks

- No combinational feedback loops
- Avoid latches & inferred registers
- Register outputs
- Avoid or isolate gate-level logic
- Ensure naming compatibility with downstream tools
- Avoid delay times
- Avoid default initialization
- Establish a subset of allowed constructs
- Use complete sensitivity lists

Catch issues before running other tools






						A	В	С
					1	Design Root		
		-			2	Library:	Ethernet	
Docu	ment Qualit				3	Primary:	eth_fifo	
	Yuune				4	Secondary:	eth_fifo	
					5	Master Clocks		
Exp	ort Summary rep	ort as CSV. T	SV. d	or HTML	6	Master Resets		
•	7 1	,	,		H-	Depth:	Single	
- Evn	ort Result Table	V2T V2O ac	or H	тмі		Violations: 23 Number of viola	tions for on	ah asana:
					Cions Iorea			
_						Notes	0 0	
Exp	ort rules used in	ASCII format	t		<u> </u>	Warnings	23 from 7 F	
•						Number of viola		
Rule Sever	ity Severity, Ruleset and Rule	Library, Design Unit an	d Scope				0	0%
	Warning : 2.1 -						0	0%
Warning	General Naming Conventions -	Ethernet, eth fifo, Module		Reset signal "reset" violate	es na	uming conventio	n: use 🛛 🛛 🔿	
	2.1.9 - Reset name prefix	,					0	
	Warning : 2.1 -						23	100%
	0	Talana at SS. M. A.L.		Dimension described word	ינדטי	гят 11" ε"εε.	0	
Warning	General Naming Conventions - 2.1.11 - Descending bus order	· <u> </u>	; .	Dimension definition "[0:D	EP.	IH-IJ, TOP MIO	", doi 🛛 🗍	
	Warning : 3 - Portability -						_	
Warning	3.2.1 - Avoid hard-	Ethernet, eth fifo, Module		Avoid using hard coded n	ume	ric values such	as "[(
0	coded numeric values	· _ ·	-	4 - Clocks & Resets/4.6 - I				
	Warning : 3 - Portability -		•	me: 4.6.2 - Isolate Condition		•	1103003	
Warning	3.2.1 - Avoid hard-	Ethernet, eth_fifo, Module			1163	els		
vv tarining	coded numeric values	Luicifici, cui_iito, Nioude	•					
1	coded numeric values			.6.2 - Isolate Condition rese	ets			
			Severity:	Warning				
			Languag	je: VHDL Any, Verilog Any				
			Hint: If c	onditional resets are used,	isola	te into a separat	e module	
				escription: If conditional rese				ate module




A RTL Reuse Method





Design Visualization Challenges Learning & Integrating Legacy Designs

- Designs are easier to <u>write</u> in Text, but harder to <u>read</u>
 - Design structure is hard to "see" in text
 - Design functionality is hard to trace across text files
 - Interfaces are often poorly documented
- Re-Drawing by Hand is Inefficient
 - Very Time Consuming
 - Error prone
 - Hard to maintain





Delve Deeper with DesignPad

🖁 0: C:/MentorGraphics/HDS2007.1/examples/tutoria	al_ref/Seque	ncer_vlg/hdl/fibgen_struct.v (read-only)	
File Edit Search View Graphics Document Tasks Options	Window Hel	p	
12 🖆 🔶 🗢 🔁 💽 🖬 🕼 🥌 🖉 🔸 🐎 💕 🎼			
🗚 🖅 🐨 🐨 🖬 AB ab 🛛 📣 🛸 🌤 狫 📳 📳	¶ 🖻 🕒	▓ ▶] 🍫 2↓ 🛼 2號 - 9월 9월] 🏝 🗊 (Ē) 4월 🖂 📳	
 ₩ + ₩ + ₩ -			
0: fibgen_struct.v			×
Find Block:	63		• [
▼ #4	64	accumulator acc sum(
Code Browser	65	.clock (clock),	
	66	.clr (clr),	
Parser Level: Full	67	.inc (gnd),	
Top Of Text	68	.ip (sum),	
Bottom Of Text	69 70	.ld (ld_sum), .op (fibout)	
⊡-t∰ fibgen	70	.op (fibout)	
til ter indgen ter ter ter ter ter ter ter ter ter ter	72	· ·	
E- declarations	73	control FSM(
	74	.clock (clock),	
- L Clock	75	.reset (reset),	
	76	.tmp (tmp),	
	77	.clr (clr),	
	78	.inc (inc),	
	79	$\operatorname{ld}_{A}B(\operatorname{ld}_{A}B),$	
	80 81	.ld_sum (ld_sum)	
⊢'L, gnd	82	1:	
	83	// HDL Embedded Text Block 1 adder	
	84	assign sum = A + B ;	
- 1, Id_sum	85	// HDL Embedded Text Block 2 ground	
	86	assign gnd = 0 ;	
	87	// HDL Embedded Text Block 3 eb1	
E⊢a (anonymous)	88	// eb1 3	
a begin-end	89	always 🖲 (posedge clock) begin	
🖻 🔄 instances	90	// Asynchronous Reset	
⊕- ⊡ acc_A	91 92	if(clr) begin // Reset Actions	
⊕-10 acc_B	93	tmp = 0;	
E acc_sum	94	end	
⊡-⊕ FSM	95	else begin	
	96		
	97	// Block 1	
	98	<pre>tmp = tmp+1;</pre>	
	99	end	
	100	end	
	101		*
	102 103	endmodule // fibgen	0
	103		*
		<u> </u>	

Code Browser takes you inside design units

Navigate ports

Navigate declarations


View as graphics

Collapse, open up/down, & split windows to aid navigation

"Diff" similar files



Structural Levels are Block Diagrams




© Mentor Graphics Corp. www.mentor.com

Graphics



State Machines are Bubbles & Arcs



© Mentor Graphics Corp. www.mentor.com




HTML Export

- Automatically create an interactive website with HTML Export:
- Complete control of content
- Navigation matches HDL Designer
- View results in an HTML browser
- Snapshot a project any time
- No access to design database









The Results

🖆 HDL Designer Web Export - Microsoft Internet Explorer		
File Edit View Favorites Tools Help		
🌀 Back 🝷 🐑 👻 😰 🏠	🔎 Search 🤺 Favorites 🜒 Media 🥪 🍙 - 🎍 🗹 - 🧾 😨 🛍 🔗	
Address 🙋 C:\HDL\Docs\Seminars\HDS_Jump	ostart\JumpstartII\Lab\jumpstart_libfibgen_tbindex.htm	Go Links 🎽
Google -	😚 Search Web 🔹 🕡 🛛 PageRank 🗗 101 block at a line of the line	🔁 -
<u>6</u> C C	Diagram Information Side lata HDL 🗈 💠 🔿	
	<pre>// pragma state_vector current_state</pre>	
にしていたい。 このでは、「Umpstart_lib/fibgen_tb 二・日本では、 日本では、 一でいた。 「「」のでは、 には、 「」ので、 「」ので、 「」のです 「」のでは、 「」ので、 「」ので、 「」ので、 「」ので、 「」ので、	<pre>>> Next State Block for machine machine0 >>> always @(current_state) begin : machine0_next_state_block_proc</pre>	
Ė⊷ Ǧ; jumpstart_lib/fibgen/fibgen	case (current_state) clr regs:	
⊜1: eb1 白⊶	<pre>next_state = inc_accb;</pre>	
88 current_state ⊟ ⊡ acc_A : jumpstart_lib.accumul⊧	inc_accb:	
॑ 롫jumpstart_lib/accumulator/		
ీశ్రేశ్లిprocess0 ⊟∎acc_B : jumpstart_lib.accumul దీ డ్రైjumpstart_lib/accumulator/	load_acc_sum:	
ફૈફૈ process0 ⊟ ⊡ .acc_sum : jumpstart_lib.accun	<pre>next_state = load_acc_A_B;</pre>	
ˈ॑── 聶jumpstart_lib/accumulator/ 賽賽process0	load_acc_A_B:	
◆ • '	next_state = load_acc_sum;	
	<pre>default: begin next_state = clr_regs; end endcase</pre>	
	end Next State Block	
	<pre>/// Output Block for machine machine0 // Output Block for machine</pre>	
	always 0(current state)	
	begin : machine0_output_block_proc	
HDL Designer™	<pre>// Default Assignment clr = 0;</pre>	
ê		🚽 My Computer



Agenda


Verification Overview

- Assertion and Functional Coverage
- Constrained Random
- Requirements Tracing
- Algorithmic TB (InFact)
- Questa CDC
- Questa Formal
- Rule Checking
- Precision




Precision 2009 - Synthesis Leadership

- Leading multi-vendor physical synthesis
 - Average 10 % F_{MAX} Improvement
 - 26 devices supported from all major vendors
- Fully automatic incremental synthesis
 - Up to 60% run-time savings
- Unique resource analysis/management improves QoR
- Industry leading mixed language support
 - Superior SystemVerilog coverage





How Physical Synthesis Works



Advanced Delay Estimation

- Estimates location
- Estimates routing resources
- More accurately estimates net delays
- Identifies Critical Paths

Netlist Optimization


Retiming, Replication, Resynthesis

No placement sent to P&R

- No DRC/packing violations
- Maximum flexibility for P&R

Automatic Incremental Synthesis

- Up to 60% runtime savings
 - Design, change dependent
- Industry's only automatic incremental synthesis
 - No partitioning or prior planning
 - Maintains QoR with cross-hierarchy optimizations
 - Based on real changes in parse tree
- All FPGA families supported





PRECISE-EXPLORE

The Need for Design Exploration

- Each design has unique characteristics
- Very time consuming to try all synthesis options for each individual design





119

Precise-Explore

Exploration Goals

- Meet Constraints
- Max Frequency
- Min Area
- Exploration Options
 - Turning off will use selected mode from other options page
- Place & Route
- Runtime Limits



Precise-Explore Benefits

- Precise-Explore automates the process
- Explore implementation options for different design structures in both synthesis and P&R
- Control for exploration options
- Multiple computing options
- Detailed reporting



121

Precise-Explore Product Configuration

2012b

- Controlled feature
- Requires special license
- License available upon customer request

2012c *

- Production feature
- Included in Precision RTL Plus license

Planned, subject to change



Precision Synthesis 2012b Summary

- Support for the latest FPGA devices & software
- Expanded SystemVerilog coverage
- Explore your FPGA design with Precise-Explore



Mentor Graphics THANK YOU